




# SLVU2.8-4BTG-S - 2.8V 40A TVS Array



## Pinout



## Functional Block Diagram



## Description

The SLVU2.8-4BTG-S was designed to protect low voltage, CMOS devices from ESD and lightning induced transients. There is a compensating diode in series with each low voltage TVS to present a low loading capacitance to the line being protected. These robust structures can safely absorb repetitive ESD strikes at  $\pm 30\text{kV}$  (contact discharge) per IEC61000-4-2 standard and each structure can safely dissipate up to 40A (IEC61000-4-5 2<sup>nd</sup> edition,  $t_p=8/20\mu\text{s}$ ) with very low clamping voltages.


## Features

- ESD, IEC61000-4-2,  $\pm 30\text{kV}$  contact,  $\pm 30\text{kV}$  air
- EFT, IEC61000-4-4, 40A (5/50ns)
- Lightning, IEC61000-4-5 2<sup>nd</sup> edition, 40A (8/20 $\mu\text{s}$ )
- Low capacitance of 2pF per line
- Low leakage current of 1 $\mu\text{A}$  (MAX) at 2.8V
- SOIC-8 (JEDEC MO-012) pin configuration allows for simple flow-through layout
- Halogen free, Lead free and RoHS compliant

## Applications

- 10/100/1000 Ethernet
- WAN/LAN Equipment
- Switching Systems
- Desktops, Servers, and Notebooks
- Analog Inputs
- Base Stations

## Application Example



### Electrical Characteristics (T<sub>OP</sub> = 25°C)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Reverse Standoff Voltage	V <sub>RWM</sub>	I <sub>R</sub> ≤ 1 μA			2.8	V
Reverse Breakdown Voltage	V <sub>BR</sub>	I <sub>T</sub> = 2 μA	3.0			V
Snap Back Voltage	V <sub>SB</sub>	I <sub>T</sub> = 50 mA	2.8			V
Reverse Leakage Current	I <sub>LEAK</sub>	V <sub>R</sub> = 2.8V (Each Line)			1	μA
Clamping Voltage <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 5A, t <sub>p</sub> = 8/20 μs (Each Line)		9.0		V
Clamping Voltage <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 24A, t <sub>p</sub> = 8/20 μs (Each Line)		18.0		V
ESD Withstand Voltage <sup>1</sup>	V <sub>ESD</sub>	IEC61000-4-2 (Contact)	±30			kV
		IEC61000-4-2 (Air)	±30			kV
Dynamic Resistance	R <sub>DYN</sub>	(V <sub>C2</sub> - V <sub>C1</sub> ) / (I <sub>PP2</sub> - I <sub>PP1</sub> ) (Each Line)		1.1		Ω
Diode Capacitance <sup>1</sup>	C <sub>D</sub>	V <sub>R</sub> = 0V, f = 1MHz (Each Line)			2.0	pF


Note: <sup>1</sup>Parameter is guaranteed by design and/or device characterization.

### Absolute Maximum Ratings


Parameter	Rating	Units
Peak Pulse Power (t <sub>p</sub> = 8/20 μs)	600	W
Peak Pulse Current (t <sub>p</sub> = 8/20 μs)	40	A
Operating Temperature	-40 to 125	°C
Storage Temperature	-55 to 150	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


### Capacitance vs. Reverse Voltage



### Clamping Voltage vs. I<sub>PP</sub>



### 8/20 μS Pulse Waveform




**Product Characteristics**

<b>Lead Plating</b>	Matte Tin
<b>Lead Material</b>	Copper Alloy
<b>Lead Coplanarity</b>	0.004 inches(0.102mm)
<b>Substrate material</b>	Silicon
<b>Body Material</b>	Molded Epoxy
<b>Flammability</b>	UL 94 V-0


- Notes :
1. All dimensions are in millimeters
  2. Dimensions include solder plating.
  3. Dimensions are exclusive of mold flash & metal burr.
  4. All specifications comply to JEDEC SPEC MO-203 Issue A
  5. Blo is facing up for mold and facing down for trim/form, i.e. reverse trim/form.
  6. Package surface matte finish VDI 11-13.

**Soldering Parameters**

Reflow Condition	Pb – Free assembly	
Pre Heat	- Temperature Min ( $T_{s(min)}$ )	150°C
	- Temperature Max ( $T_{s(max)}$ )	200°C
	- Time (min to max) ( $t_s$ )	60 – 180 secs
Average ramp up rate (Liquidus) Temp ( $T_L$ ) to peak	5°C/second max	
$T_{s(max)}$ to $T_L$ - Ramp-up Rate	5°C/second max	
Reflow	- Temperature ( $T_L$ ) (Liquidus)	217°C
	- Temperature ( $t_L$ )	60 – 150 seconds
Peak Temperature ( $T_P$ )	260 <sup>+0/-5</sup> °C	
Time within 5°C of actual peak Temperature ( $t_p$ )	20 – 40 seconds	
Ramp-down Rate	5°C/second max	
Time 25°C to peak Temperature ( $T_P$ )	8 minutes Max.	
Do not exceed	260°C	




**Package Dimensions – Mechanical Drawings and Recommended Solder Pad Outline**




Package	SOIC-8			
Pins	8			
JEDEC	MS-012			
	Millimetres		Inches	
	Min	Max	Min	Max
<b>A</b>	1.35	1.75	0.053	0.069
<b>A1</b>	0.10	0.25	0.004	0.010
<b>A2</b>	1.25	1.65	0.050	0.065
<b>B</b>	0.31	0.51	0.012	0.020
<b>c</b>	0.17	0.25	0.007	0.010
<b>D</b>	4.80	5.00	0.189	0.197
<b>E</b>	5.80	6.20	0.228	0.244
<b>E1</b>	3.80	4.00	0.150	0.157
<b>e</b>	1.27 BSC		0.050 BSC	
<b>L</b>	0.40	1.27	0.016	0.050


**Part Numbering System**



**Part Marking System**



**Embossed Carrier Tape & Reel Specification — SOIC Package**



Symbol	Millimetres		Inches	
	Min	Max	Min	Max
<b>E</b>	1.65	1.85	0.065	0.073
<b>F</b>	5.4	5.6	0.213	0.22
<b>P2</b>	1.95	2.05	0.077	0.081
<b>D</b>	1.5	1.6	0.059	0.063
<b>D1</b>	1.50 Min		0.059 Min	
<b>P0</b>	3.9	4.1	0.154	0.161
<b>10P0</b>	40.0 +/- 0.20		1.574 +/- 0.008	
<b>W</b>	11.9	12.1	0.468	0.476
<b>P</b>	7.9	8.1	0.311	0.319
<b>A0</b>	6.3	6.5	0.248	0.256
<b>B0</b>	5.1	5.3	0.2	0.209
<b>K0</b>	2	2.2	0.079	0.087
<b>t</b>	0.30 +/- 0.05		0.012 +/- 0.002	

**Ordering Information**

Part Number	Package	Marking	Min. Order Qty.
SLVU2.8-4BTG-S	SOIC-8	U2.8-4	2500