

Technology Co, Ltd.

D58C2512164ET HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 8Mbit X 16

Features

- JEDEC Standard Compliant
- Fast clock rate: 250/200MHz
- Differential Clock CK & CK
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 8M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 8192 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = 2.5V ± 0.2V
- Interface: SSTL 2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch
 - Pb and Halogen free

Overview

The D58C2512164ET SDRAM is a high-speed double data rate synchronous DRAM containing 512 Mbits. It is internally configured as a quad 8M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and CK .d Read and write accesses to the SDRAM are burst oriented: accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The D58C2512164 provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, programmable DLL option. By EM6AB160 features having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth, result in a device particularly well suited to high performance main memory and graphics applications.

Figure 1. Pin Assignment (Top View) 10 VSS VDD I 66 DQ0 2 65 DQ15 VDDQ 3 64 VSSQ DQ14 DQ1 4 63 DQ2 5 62 **DQ13 VSSQ** 6 61 **VDDQ** DQ3 7 60 DQ12 DQ4 8 59 DQ11 VDDQ 9 58 **VSSQ** DQ5 10 57 DQ10 DQ6 11 56 DQ9 **VSSQ** 12 55 **VDDQ** DQ7 13 54 DQ8 NC 14 53 NC **VDDQ** 15 52 VSSQ LDQS 16 51 **UDQS** NC 17 50 NC VREF VDD 18 49 48 VSS NC 19 47 J UDM LDM 20 WE CK 21 46] ск CAS 22 45 RAS 23 44 CKE] NC cs [24 43 NC I 25 42 A12 BA0 26 41 A11 BA1 [27 40 Α9 A10/AP [28 39 Α8 38 A0 [29 Α7 37 30 A6 A1 31 36 A5 A2

35

34

A4

VSS


32

33

A3 |

VDD

Part Number Information



^{*}RoHS: Restriction of Hazardous Substances

^{*}GREEN: RoHS-compliant and Halogen-Free

Pin Descriptions

Table 2. Pin Details of D58C2512164ET

Symbol	Туре	Description
ск, ск	Input	Differential Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both directions of the crossing)
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge).
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	Column Address Strobe : The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW," the column access is started by asserting $\overline{\text{CAS}}$ "LOW." Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS,	Input /	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data
UDQS	Output	Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with the positive edges of CK and $\overline{\text{CK}}$. The I/Os are byte-maskable during Writes.
V _{DD}	Supply	Power Supply: 2.5V ± 0.2V .

D58C2512164ET

Vss	Supply	Ground
VDDQ	Supply	DQ Power: $2.5V \pm 0.2V$. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5*VDDQ
NC		No Connect: These pins should be left unconnected.

Operation Mode

Table 3 shows the truth table for the operation commands.


Table 3. Truth Table (Note (1), (2))

State	CKE _{n-1}	CKEn	DM	BA0,1	A 10	A0-9, 11-12	CS	RAS	CAS	WE
Idle ⁽³⁾	Н	Χ	Χ	V	Rov	w address	L	L	Н	Н
Any	Н	Х	Χ	V	L	Х	L	L	Н	L
Any	Н	Х	Χ	Х	Н	Х	L	L	Н	L
Active ⁽³⁾	Н	Χ	Χ	V	L	Column	Ш	Н	L	Ш
Active ⁽³⁾	Н	Х	Χ	V	Н	(A0 ~ A9)	Ш	Н	L	Ш
Active ⁽³⁾	Н	Х	Χ	V	L	Column	L	Н	L	Н
Active ⁽³⁾	Н	Х	Χ	V	Н	(A0 ~ A9)	Ш	Н	L	Η
Idle	Н	Х	Χ		OP o	code	Ш	L	L	L
Idle	Н	Χ	Χ		OP o	code	Ш	L	L	Ш
Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Active ⁽⁴⁾	Н	Х	Χ	Х	Х	Х	L	Н	Н	L
Any	Н	Х	Χ	Х	Х	Х	Н	Х	Х	Χ
Idle	Н	Н	Χ	Х	Х	X	Ш	L	L	Ι
Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
Idle	L	Н	Χ	Х	Х	Х	Н	Х	Х	Χ
(SelfRefresh)							L	Н	Н	Н
Idle	Н	L	Χ	Х	Х	Х	Н	Х	Х	Χ
							L	Н	Н	Н
Any	L	Н	Χ	Х	Х	Х	Н	Х	Х	Χ
(PowerDown)							L	Н	Н	Н
Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
							L	V	V	V
Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Χ
(PowerDown)							L	Н	Н	Н
Active	Н	Х	L	Х	Х	Х	Χ	Х	Х	Х
Active	Н	Х	Н	Х	Χ	Х	Χ	Х	Х	Х
	Idle ⁽³⁾ Any Any Active ⁽³⁾ Active ⁽³⁾ Active ⁽³⁾ Idle Idle Any Active ⁽⁴⁾ Any Idle Idle Idle (SelfRefresh) Idle Any Active Any Active Any Active	Idle(3) H Any H Any H Active(3) H Active(3) H Active(3) H Active(3) H Active(3) H Idle H Idle H Any H Active(4) H Any H Idle H Idle H Idle H Idle H Any H Active(4) H Any H Active(4) H Any H Idle H Any H Active(4) H Any H Active(5) H Any L (PowerDown) H Active H Active H	Idle(3) H X Any H X Any H X Active(3) H X Active(3) H X Active(3) H X Active(3) H X Idle H X Idle H X Idle H X Any H X Active(4) H X Any H X Idle H H L Idle H L Idle H L Idle H L Any H L Idle H L Any H L	Idle(3)	Idle(3)	Idle(3)	Idle(3)	Idle(3)	Idle(3)	Idle(3)

- **Note:** 1. V=Valid data, X=Don't Care, L=Low level, H=High level
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 2, 4, and 8 burst operation.
 - 5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs $\overline{\text{CAS}}$ Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and $\overline{\text{CAS}}$ Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and $\overline{\text{CAS}}$ latencies.



Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length		
0	0	0	Reserved		
0	0	1	2		
0	1	0	4		
0	1	1	8		
1	0	0	Reserved		
1	0	1	Reserved		
1	1	0	Reserved		
1	1	1	Reserved		

Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Durat Langth	Sta	rt Address	3	Seguential	Interleave	
Burst Length	A2	A1	A0	Sequential	Interleave	
2	X	Χ	0	0, 1	0, 1	
	X	Χ	1	1, 0	1, 0	
	X	0	0	0, 1, 2, 3	0, 1, 2, 3	
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2	
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1	
	X	1	1	3, 0, 1, 2	3, 2, 1, 0	
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency		
0	0	0	Reserved		
0	0	1	Reserved		
0	1	0	2 clocks		
0	1	1	3 clocks		
1	0	0	Reserved		
1	0	1	Reserved		
1	1	0	2.5 clocks		
1	1	1	Reserved		

Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

D58C2512164ET


Extended Mode Register Set (EMRS)

1

1

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extened Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 \sim A12, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , RAS, CAS, and WE going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Output driver matches impedance



1 RFU must be set to "0" RFU must be set to "0" DS0 **DLL** Extended Mode Register DS₁ 0 BA0 Mode A6 Α1 **Drive Strength** Comment **MRS** 0 0 Full 0 0 1 1 **EMRS** Weak 1 0 RFU Reserved For Future

Matched impedance

D58C2512164ET

Table 12. Absolute Maximum Rating

Symbol	Item	Rating	Unit
VIN, VOUT	Input, Output Voltage	- 0.5~ V _{DDQ} + 0.5	V
V _{DD} , V _{DDQ}	Power Supply Voltage	- 1~3.6	V
TA	Ambient Temperature	0~70	°C
Тѕтс	Storage Temperature	- 55~150	°C
TSOLDER	Soldering Temperature	260	°C
PD	Power Dissipation	1	W
Іоит	Short Circuit Output Current	50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions (TA = 0 ~ 70 °C)

Symbol	Parameter	Min.	Max.	Unit	Note
V _{DD}	Power Supply Voltage	2.3	2.7	V	
VDDQ	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V	
V _{REF}	Input Reference Voltage	0.49*V _{DDQ}	0.51* V _{DDQ}	V	
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	V	
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V	
Vтт	Termination Voltage	VREF - 0.04	VREF + 0.04	V	
V _{IN} (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	VDDQ + 0.3	V	
VID (DC)	Input Different Voltage, CK and CK inputs	0.36	VDDQ + 0.6	V	
lı	Input leakage current	-2	2	μΑ	
loz	Output leakage current	-5	5	μΑ	
Іон	Output High Current	-16.2	-	mA	Voн = 1.95V
loL	Output Low Current	16.2	-	mΑ	Vol = 0.35V

Note: All voltages are referenced to Vss.

Table 14. Capacitance (V_{DD} = 2.5V, f = 1MHz, T_A = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
CIN1	Input Capacitance (CK, \overline{CK})	2	3	pF
C _{IN2}	Input Capacitance (All other input-only pins)	2	3	pF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	4	5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Table 15. D.C. Characteristics (V_{DD} = 2.5V \pm 0.2V, T_A = 0~70 °C)

Parameter & Test Condition		-4	-5	l lmit	Nata
		Ma	ix.	Unit	Note
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	220	220	mA	
OPERATING CURRENT: One bank; Active-Read- Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	250	250	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	40	40	mA	
IDLE STANDBY CURRENT: CKE = HIGH; \overline{\overline{\text{CS}}} = HIGH(DESELECT); All banks idle; tck=tck(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2N	70	70	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	55	55	mA	
ACTIVE STANDBY CURRENT: \overline{CS} =HIGH;CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	100	100	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	420	420	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	420	420	mA	
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	290	290	mA	
SELF REFRESH CURRENT: Self Refresh Mode ; CKE 0.2V;tck=tck(min)	IDD6	6	6	mA	1
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tck=tck(min); Address and control inputschang only during Active, READ, or WRITE command	IDD7	480	480	mA	

D58C2512164ET

Table 16. Electrical Characteristics and Recommended A.C.Operating Condition (V_{DD} = 2.5V \pm 0.2V, T_A = 0~70 °C)

Symbol	Darameter		-4		-5		11:4	Nota
	Parameter	Min.	Max.	Min.	Max.	Unit	Note	
	C	L = 2	-	-	7.5	12	ns	
tcĸ	Clock cycle time	L = 2.5	-	-	6	12	ns	
	C	L = 3	4	7.5	5	7.5	ns	
tсн	Clock high level width		0.45	0.55	0.45	0.55	tcĸ	
tcL	Clock low level width	0.45	0.55	0.45	0.55	tcĸ		
tHP	Clock half period	tclmin or tchmin	-	tclmin or tchmin	-	ns	2	
tHZ	Data-out-high impedance time from CK,	-	0.7	-	0.7	ns	3	
tLZ	Data-out-low impedance time from CK, (-0.7	0.7	-0.7	0.7	ns	3	
tdqsck	DQS-out access time from CK, $\overline{\text{CK}}$		-0.6	0.6	-0.6	0.6	ns	
tac	Output access time from CK, CK	-0.7	0.7	-0.7	0.7	ns		
togsq	DQS-DQ Skew	-	0.4	-	0.4	ns		
t RPRE	Read preamble		0.9	1.1	0.9	1.1	tcĸ	
t RPST	Read postamble		0.4	0.6	0.4	0.6	tcĸ	
togss	CK to valid DQS-in		0.8	1.2	0.72	1.25	tcĸ	
twpres	DQS-in setup time		0	-	0	_	ns	4
twpre	DQS Write preamble	0.25	-	0.25	-	tcĸ		
twpst	DQS write postamble	0.4	0.6	0.4	0.6	tck	5	
tDQSH	DQS in high level pulse width	0.35	-	0.35	-	tck		
togsl	DQS in low level pulse width	0.35	-	0.35	-	tcĸ		
tis	Address and Control input setup time	0.7	-	0.7	-	ns	6	
tıн	Address and Control input hold time	0.7	-	0.7	_	ns	6	
tos	DQ & DM setup time to DQS		0.4	-	0.4	-	ns	
tрн	DQ & DM hold time to DQS		0.4	-	0.4	-	ns	
tqн	DQ/DQS output hold time from DQS		thp - t _{QHS}	-	thp - t _{QHS}	-	ns	
trc	Row cycle time		55	-	55	-	ns	
trfc	Refresh row cycle time		70	-	70	-	ns	
tras	Row active time		40	120K	40	120K	ns	
trcd	Active to Read or Write delay		15	-	15	-	ns	
t _{RP}	Row precharge time		15	-	15	-	ns	
trrd	Row active to Row active delay		10	-	10	-	ns	
twr	Write recovery time		15	-	15	-	ns	
twr	Internal Write to Read Command Delay		3	-	2	-	tcĸ	
tmrd	Mode register set cycle time		10	-	10	-	ns	
trefi	Average Periodic Refresh interval		-	7.8	-	7.8	μS	7
txsrd	Self refresh exit to read command delay		200	-	200	-	tcĸ	
txsnr	Self refresh exit to non-read command de	75	-	75	-	ns		
tDAL	Auto Precharge write recovery + prechar	twr+trp	-	twr+trp	-	ns		
tDIPW	DQ and DM input pulse width	1.75	-	1.75	-	ns		
tipw	Control and Address input pulse width	2.2	-	2.2	-	ns		
t _{QHS}	Data Hold Skew Factor		0.5		0.5	ns		
t _{DSS}	DQS falling edge to CK setup time	0.2	-	0.2	-	tcĸ		
t _{DSH}	DQS falling edge hold time from CK	0.2	-	0.2	_	tck		

Table 17. Recommended A.C. Operating Conditions (VDD = 2.5V ± 0.2V, TA = 0~70 °C)

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage (AC)	V _{IH} (AC)	VREF + 0.31	-	V
Input Low Voltage (AC)	VIL (AC)	-	VREF - 0.31	٧
Input Different Voltage, CK and \overline{CK} inputs	V _{ID} (AC)	0.7	VDDQ + 0.6	V
Input Crossing Point Voltage, CK and CK inputs	Vıx (AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	٧


Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to ther smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tpqss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & CK slew rate 1.0V/ns
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions

Table 17. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ		
Output Load	Reference to the Test Load		
Input Signal Levels	Vref+0.31 V / Vref-0.31 V		
Input Signals Slew Rate	1 V/ns		
Reference Level of Input Signals	0.5 * Vddq		

Figure 3. SSTL_2 A.C. Test Load



10) Power up Sequence


Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ} , V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum $200\mu s$.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

14

Figure 43. 66 Pin TSOP II Package Outline Drawing Information

Units: mm



Cymahal	Dimension in mm			Dimension in inch			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α			1.2			0.047	
A1	0.05		0.2	0.002		0.008	
A2	0.9	1.0	1.1	0.035	0.039	0.043	
b	0.22	-	0.45	0.009	-	0.018	
е		0.65			0.026		
С	0.095	0.125	0.21	0.004	0.005	0.008	
D	22.09	22.22	22.35	0.87	0.875	0.88	
Е	10.03	10.16	10.29	0.395	0.4	0.405	
HE	11.56	11.76	11.96	0.455	0.463	0.471	
L	0.40	0.5	0.6	0.016	0.02	0.024	
L1		0.8			0.032		
F		0.25			0.01		
	0°		8°	0°		8°	
S		0.71			0.028		
ΩУ			0.10			0.004	

D58C2512164ET

Copyright, DELSON TECHNOLOGY.

Printed in Taiwan

The information in this document is subject to change without notice.

DELSON TECH makes no commitment to update or keep current the information contained in this docment. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of DELSON TECH.

DELSON TECH subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. DELSON TECH does not do testing appropriate to provide 100% product quality assurance and does not assume any liabity for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.